類比混合訊號電路設計特論
Special topics in analog mixed-signal circuit design
| 節 | 週五 |
|---|---|
6 14:20–15:10 | 類比混合訊號電路設計特論 EDB27（光復） 3 節連堂 |
7 15:30–16:20 | |
8 16:30–17:20 |
* 根據陽明交大上課時間表所列
This course will introduce the fundamentals of different kinds of ADC/Wireline architectures. The content will include the ADC/Wireline building blocks and their non-idealities in practical circuits. Students need to select one of the ADC/Wireline architectures and practice the design flow from Matlab modeling, circuit simulation with ideal blocks, and then replace part of the blocks with real circuits.
Microelectronics, Circuit theories, Introduction to analog integrated circuits
無備註
Reference : 1. Behzad Razavi, “Principles of Data Conversion System Design,” Wiley-IEEE Press, 1994. 2. Phillip E. Allen, Douglas R. Holberg, “CMOS Analog Circuit Design”OXFORD, 2012, 3rd-Edition
Midterm exam 15%, Final exam 15%, Homework 40%, Final project 30%
教師未提供此項資料
| 週次 | 主題 |
|---|---|
| 第 1 週 | Introduction of this course (content & rating rules) ADC overview and performance indexes 2023-09-15(五) |
| 第 2 週 | ADC architectures and tradeoffs 2023-09-22(五) |
| 第 3 週 | Flash ADC and SAR ADC 2023-09-29(五) |
| 第 4 週 | Pipeline ADC and digital calibration 2023-10-06(五) |
| 第 5 週 | Oversampling and noise-shaping 2023-10-13(五) |
| 第 6 週 | Delta-sigma modulator 2023-10-20(五) |
| 第 7 週 | Midterm exam (ADC) 2023-10-27(五) |
| 第 8 週 | High-Speed Links Overview -SerDes standards and link sequence -Noise and signaling 2023-11-03(五) |
| 第 9 週 | High-Speed Links Circuits and Systems -Receiver circuits: AFE, DFE, adaptive algorithm 2023-11-10(五) |
| 第 10 週 | High-Speed Links Circuits and Systems -Receiver circuits: CDR, De-Multiplexer 2023-11-17(五) |
| 第 11 週 | High-Speed Links Circuits and Systems -Transmitter circuits: Driver, Multiplexer, FIR EQ 2023-11-24(五) |
| 第 12 週 | Phase-Locked Loop (PLL) -Introduction of PLL -Building Blocks in PLL 2023-12-01(五) |
| 第 13 週 | Phase-Locked Loop (PLL) -Phase noise and jitter -PLL Implementation and Simulation 2023-12-08(五) |
| 第 14 週 | Final project report (ADC) 2023-12-15(五) |
| 第 15 週 | Final project report (High-Speed Links/PLL) 2023-12-22(五) |
| 第 16 週 | Final exam (High-Speed Links/PLL) 2023-12-29(五) |
Behzad Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw-Hill, 2001.
- 地點
- 教師未提供此項資料
- 時間
- 教師未提供此項資料
- 聯絡方式
- 教師未提供此項資料